A Fast automatic frequency calibration (AFC) scheme for phase-locked loop (PLL) frequency synthesizer

A noble automatic frequency calibration (AFC) scheme is proposed for phase-locked loop (PLL) based frequency synthesizer. For fast AFC operation, the frequency control code is updated right after the frequency difference is detected. The uncertainty of the phase relationship between the reference clock and VCO output is eliminated by comparing the divided VCO clock with two-phase reference clocks. The AFC is applied to a CMOS frequency synthesizer. The measured worst case AFC time is less than 1.6 mus. The AFC circuit implemented in a 0.18 mum CMOS process occupies 0.01 mm
²
. The phase noise of the frequency synthesizer output is -113 dBc/Hz at 1 MHz offset from the 4 GHz carrier. The whole frequency synthesizer consumes 23 mW from a 1.8 V supply.