Testing combinational iterative logic arrays for realistic faults | IEEE Conference Publication | IEEE Xplore