Verilog-based performance evaluation of a multiprocessor system

We present the outcome of an exercise to model, in Verilog HDL, a non-homogeneous, pyramid-organised, multiprocessor system. The model has been constructed to represent, at varying degrees of detail, the dynamic behaviour of the system and has subsequently been verified and calibrated against components of the realised system. The paper discusses the performance of the model, the type of results available, and the experience gained from the activity.