Scan paths through functional logic

Conventional scan design imposes considerable area and delay overhead due to the use of larger flip-flops and additional connections between flip-flops. We propose a low-overhead scan design methodology which exploits the possibility of utilizing input vectors and the test-mode point insertion technique to establish scan paths through the combinational logic. The technique re-uses the existing functional logic; as a result, the DFT overhead can be reduced.