Key Process steps for high reliable SiOCH low-k dielectrics for the sub 45nm technology nodes | IEEE Conference Publication | IEEE Xplore