Gate-Level Redundancy: A New Design-for-Reliability Paradigm for Nanotechnologies | IEEE Journals & Magazine | IEEE Xplore