Testability design with multiple scan chains

The methodology of constructing scan chains in a design with multiple scan chains is proposed in this paper. The multiple scan structure is also described. We discuss the method how to select scan path for different structured circuits and compare them with parallel scan structure. Experimental results show that test time is 1/K that of serial scan structure for a same circuit using this method while the hardware cost is less than that of parallel scan.