A shared-bus control mechanism and a cache coherence protocol for a high-performance on-chip multiprocessor | IEEE Conference Publication | IEEE Xplore