Mathematical ``Lower Bounds'' and the Logic Circuit Designer | IEEE Journals & Magazine | IEEE Xplore