Optimizing power in ASIC behavioral synthesis | IEEE Journals & Magazine | IEEE Xplore