Design of a 4/spl times/4 Kohonen neural net-VHDL description | IEEE Conference Publication | IEEE Xplore