Low power CMOS digital circuit design methodologies with reduced voltage swing | IEEE Conference Publication | IEEE Xplore