Applying network calculus for worst-case delay bound analysis in on-chip networks | IEEE Conference Publication | IEEE Xplore