Optimum simultaneous placement and binding for bit-slice architectures | IEEE Conference Publication | IEEE Xplore