Optimization techniques for high order phase-locked loop type jitter reduction circuit for digital audio

Techniques like gain peaking reduction and the selection of voltage-controlled-crystal-oscillator's (VCXO) frequency are addressed in this paper. The new gain peaking reduction criterion provides far better sampling jitter attenuation when compared with that using maximum phase margin.