Min-Sum Decoder Architectures With Reduced Word Length for LDPC Codes | IEEE Journals & Magazine | IEEE Xplore