Probabilistic Analysis of Nanoscale XOR Gate

The device failure must be taken into account in the nano-scale design. This paper presents the probabilistic logic model to model the probabilistic behavior of a nanoscale adder. The analysis shows that the device probability distribution highly depends on the system structures and other performance parameters.