The design of a bit-serial coprocessor to perform multiplication and division on a massively parallel architecture

The design of a VLSI coprocessor element (COPE) that uses a parallel adder to achieve the increased speed needed by the many multiplications and divisions required by fast Fourier transforms (FFTs), convolutions, and other common operations is discussed. It accepts operands of variable length (N>