Design tradeoff analysis of floating-point adders in FPGAs | IEEE Journals & Magazine | IEEE Xplore