Digital background calibration of a 0.4-pJ/step 10-bit pipelined ADC without PN generator in 90-nm digital CMOS | IEEE Conference Publication | IEEE Xplore