Test set compaction for combinational circuits | IEEE Journals & Magazine | IEEE Xplore