An accurate gate delay model for high speed digital and analog circuits | IEEE Conference Publication | IEEE Xplore