Verifying a logic-synthesis algorithm and implementation: a case study in software verification | IEEE Journals & Magazine | IEEE Xplore