High-speed ADC dynamic performance validation: The impact of skew-corner lot testing

Corner-lot process statistics have been demonstrated to provide important data on component yield and functionality. In this paper, we review the basics of this statistical approach and we show how they are applied to the dynamic performance of a high-speed (800 MS/s) dual channel 6-bit ADC. The skew-corner ADC performance test results allow us to determine (a) the quality the semiconductor fabricate process, (b) the sufficiency of the high speed ADC test and measurement equipment, and (c) which process parameters dominate yield.