Composite combinatorial scheme of test planning (example for microprocessor systems) | IEEE Conference Publication | IEEE Xplore