A Clustered Flash Translation Layer for Mass Storage CompactFlash Systems

This paper presents a novel flash translation layer design that uses clustered hash tables and two-level software cache technique to adaptively switch logical address from the host system to physical address in flash memory. The experimental results show that the proposed address translation mechanism provides good performance in address mapping and memory space requirement over the well-known NFTL and AFTL.