A diagrammatic approach to multi-level logic synthesis | IEEE Conference Publication | IEEE Xplore