Evaluation environment of PCI peripherals power integrity and the improvement

Two measurement environments are put forth for PCI power integrity. These measurement environments are proposed to analyse the PCI power integrity under a HW/SW-codesign scenario BI coding. The experiment results show that, by applying the proposed environments to the same PCI target, cost is reduced while the measurement quality remains almost the same.