Modelling of the susceptibility of 90 nm input output buffer

This paper deals with the modelling of the susceptibility to RF aggression of several input buffers structures implemented in a 90 nm test-chip Measurement results, model construction and simulation flow are detailed.