A reliability-aware RF power amplifier design for CMOS radio chip integration

For significant cost reduction in Wi-Fi platforms, the power amplifier must be integrated into the CMOS radio RFIC. This paper surveys how this most challenging circuit was carefully engineered to mitigate aging effects, ESD, and thermal issues for deployment into our product platforms. Experimental results are also presented here.