New layout generator for analog CMOS circuits | IEEE Conference Publication | IEEE Xplore