Wafer flatness requirements for 45nm node (65nm hp) lithography process | IEEE Conference Publication | IEEE Xplore