Towards a switched current FPAA

It is presented an implementation, at the transistor level, of a field programmable analog array using the switched current technique (SI). Programmable macro-cell blocks are designed using the class AB grounded gate memory cell which performances have been already improved regarding to SNR and bandwidth. The configurable blocks can be sampled up to 40 MHz. The proposed programmable block necessitates only a two-phase clock.