A Comparative Analysis of Data-Driven Architectural Techniques for Low-Power Array Multipliers

Low-power multipliers are very important for reducing energy consumption of digital processing systems. Contrary to static design optimizations, the dynamic techniques exploit data variations on inputs and therefore are considered more power efficient. In this paper, we analyze dynamic power reduction techniques for array multipliers and present their experimental comparison on 16times16 bit multiplier design.