A new process and tool for metal/high-к gate dielectric stack for sub-45 nm CMOS manufacturing | IEEE Conference Publication | IEEE Xplore