Multi-interleaved zero-ripple VRM to power future microprocessors

This paper presents a converter architecture derived from the buck topology with merging principle of the multi-interleaving and zero-ripple techniques. The converter not only produces zero-ripple output, but also provides low-ripple input, so that filter requirements in input and output sides can be reduced significantly. The proposed converter shows an ideal solution for future microprocessors.