Architectural Modifications to Enhance the Floating-Point Performance of FPGAs | IEEE Journals & Magazine | IEEE Xplore