Parallel Genetic Algorithm of Test Generation For Digital Circuits | IEEE Conference Publication | IEEE Xplore