Layout technique to alleviate soft failure for short pitch multi finger ESD protection devices

This paper describes a layout technique to alleviate soft failure for short pitch multi finger ggMOS devices. Forming metal path parallel to the finger achieved 17-30% improvement in soft failure current without area penalty. Improvement of heat dissipation parallel to the finger is a possible explanation for this phenomenon.