Latch Design Techniques for Mitigating Single Event Upsets in 65 nm SOI Device Technology

This paper describes techniques for mitigating single event upsets in master-slave flip-flop latches in 65 nm SOI device technology. Techniques are explained, modeled, and measured with hardware experiments.