A Defect Tolerance Scheme for Nanotechnology Circuits | IEEE Journals & Magazine | IEEE Xplore