Automatic Generation of Instructions to Robustly Test Delay Defects in Processors | IEEE Conference Publication | IEEE Xplore