A 100Å Thick Stacked SiO2/Si3N4/SiO2 Dielectric Layer for Memory Cafacitor | IEEE Conference Publication | IEEE Xplore