Multi-Dimensional Circuit and Micro-Architecture Level Optimization | IEEE Conference Publication | IEEE Xplore