Coping with process variations in ultra-low power CMOS analog integrated circuits | IEEE Conference Publication | IEEE Xplore