Corrections to "Enhancing the reliability of wafer level packaging by using solder joints layout design" | IEEE Journals & Magazine | IEEE Xplore