Design of a Distributed Amplifier with On-chip ESD Protection Circuit in 130 nm SOI CMOS Technology | IEEE Conference Publication | IEEE Xplore