Loop Scheduling for Transport Triggered Architecture Processors | IEEE Conference Publication | IEEE Xplore