ASIC system design considerations

This tutorial focuses on reducing interchip delays using performance controlled circuitry (PCC). Variations in CMOS ASIC temperature, voltage, and IC manufacturing process all cause variations in performance, especially I/O switching performance. Variations in I/O switching performance are no longer tolerable in today's high-performance system designs where interchip timing and communications is critical. PCC and PCC I/Os increase I/O switching performance while minimizing noise. The PCC compensates the PCC I/Os in real time and increases the entire system's performance.<
>