RLRAM: A VLSI implementation of a resetable, loadable RAM module

The design, implementation, and testing of a 128 /spl times/ 6 Reset Load RAM (RLRAM) chip is presented. It is a RAM module with additional functionality: one cycle complete RAM reset, and two cycle loading of pre-determined value set, out of eight. The successfully tested 1.5 /spl mu/m prototype modules run at 35.7 MHz and measure 4 mm/sup 2/. In spite of the massively parallel operations, supply current measurements show that RLRAM can mix with other digital logic without power surge problems.<
>